


Serial No. 687,064  
Filing Date 8 July 1996  
Inventor Walter T. Schneider

NOTICE

The above identified patent application is available for licensing. Requests for information should be addressed to:



OFFICE OF NAVAL RESEARCH  
DEPARTMENT OF THE NAVY  
CODE OCCC3  
ARLINGTON VA 22217-5660

19961127 038

DTIC QUALITY INSPECTED 8

# DISCLAIMER NOTICE



**THIS DOCUMENT IS BEST  
QUALITY AVAILABLE. THE  
COPY FURNISHED TO DTIC  
CONTAINED A SIGNIFICANT  
NUMBER OF PAGES WHICH DO  
NOT REPRODUCE LEGIBLY.**

2  
3 TORPEDO SIGNAL PROCESSOR

4  
5 STATEMENT OF GOVERNMENT INTEREST

6 The invention described herein may be manufactured and used  
7 by or for the Government of the United States of America for  
8 Governmental purposes without the payment of any royalties  
9 thereon or therefor.

10  
11 BACKGROUND OF THE INVENTION

12 (1) Field of the Invention

13 The present invention relates generally to torpedo signal  
14 processors and more particularly to signal processors having  
15 integrated analog-to-digital converters with the digital signal  
16 processor.

17 (2) Description of the Prior Art

18 Current technologies for torpedo guidance systems use  
19 designs that typically contain custom, special purpose A/D  
20 converters which digitize analog voltages from each element of  
21 the torpedo's sonar array. The digitized outputs are such that  
22 sub sampling of the digital signal can be done without having to  
23 over sample the signal. This capability has been achieved at the  
24 expense of added components and complexity in the receiver  
25 system. The advantage gained was reduced computational  
26 requirements in the base banding digital signal processors and

1 prefilter hardware logic, the disadvantage being added complexity  
2 in the analog receiver subsystem. Generation of these signals  
3 and the associated hardware have been the driving requirement in  
4 the basic design of digital signal processors for torpedo  
5 guidance.

6 Torpedo signal processor designs perform the following  
7 functions: prefiltering or base banding, beam forming and signal  
8 processing such as windowing, FFT's and matched filtering. The  
9 hardware required to do the overall torpedo signal processor  
10 functions currently takes six 6 by 9 circuit cards, not including  
11 the analog to digital conversion. Current signal processor  
12 technology uses a single processing element node that requires  
13 12-14 IC's. These processing elements are used to implement the  
14 overall processor architecture. They include the DSP ICs,  
15 external memory, inter processor communications first in first  
16 out memories (FIFO's) status registers, control registers and  
17 transceivers. An advanced signal processor integrated circuit  
18 technology is needed which can reduce the required circuit board  
19 area dedicated to the processor. Additionally, an integrated  
20 processor is needed to reduce component counts, reduce power  
21 requirements, reduce cooling requirements, reduce weight and  
22 reduce size.

23 Several current signal processors are made using commercial  
24 off-the-shelf boards which can execute the required software,  
25 however, all suffer from many major drawbacks when used in  
26 torpedo applications. Because the commercial boards are designed

1 for general purpose signal processing, they carry interfaces and  
2 special circuits that are not necessary for the torpedo mission.  
3 These interfaces and circuits include various standard buses such  
4 as the VME, VSB or other unique bus structures that are designed  
5 for general purpose applications. Although these circuits add  
6 flexibility for general purpose use, they also add cost due to  
7 extra IC's, connectors and power utilized.

#### 8 9 SUMMARY OF THE INVENTION

10 Accordingly, it is an object of the present invention to  
11 provide a torpedo signal processor having an integrated analog-  
12 to-digital conversion with the digital signal processor.

13 It is a further object of the invention to provide a torpedo  
14 signal processor having a reduced number of components including  
15 external memory and reduced line drivers and receivers.

16 It is yet another object of the invention to provide a  
17 torpedo signal processor having reduced power requirements,  
18 reduced cooling requirements, reduced weight and reduced size.

19 In accordance with these and other objects, the invention is  
20 an integrated torpedo signal processor having four groups of  
21 multiple low-pass filtered analog-to-digital convertors, each  
22 group providing an input to a field programmable gate array and  
23 each field programmable gate array providing an input to a  
24 digital signal processor (DSP). Thereafter, the architecture  
25 provides output from pairs of the DSP's to a second level of  
26 DSP's for the prefiltering function. The output of the

1 prefiltering DSP's is likewise combined in a beam-former digital  
2 signal processor having an external memory for storage of beam  
3 former data. The torpedo signal processor architecture provides  
4 direct throughput of processed data without the need for  
5 intermediate external memory or storage. The beam former data,  
6 however, is stored thereby allowing post processing of data such  
7 as the computation of new beams based on results of detections  
8 during the current sonar cycle. The architecture also supports  
9 advanced signal processing, such as space-time signal processing,  
10 provided by a second level of digital signal processors included  
11 between the first prefilter processors and the beam former  
12 processor.

#### 13 14 BRIEF DESCRIPTION OF THE DRAWINGS

15 The foregoing objects and other advantages of the present  
16 invention will be more fully understood from the following  
17 detailed description and reference to the appended drawings  
18 wherein:

19 FIG. 1 is an overall block diagram of the architecture of  
20 the torpedo signal processor.

21 FIG. 2 is a detailed block diagram of the analog input  
22 section of the torpedo processor.

23 FIG. 3 is a detailed block diagram of the prefilter section  
24 of the torpedo processor.

25 FIG. 4 is a detailed block diagram of the beamformer section  
26 of the torpedo processor.

1           FIG. 5 is a detailed block diagram of the signal processor  
2 section of the torpedo processor.

3           FIG. 6 is a schematic showing the downloading architecture  
4 of the torpedo processor.

5  
6                   DESCRIPTION OF THE PREFERRED EMBODIMENTS

7           Referring now to FIG. 1, the torpedo sonar signal processor,  
8 designated generally by the reference numeral 10, is shown with  
9 is major components. These components include the analog input  
10 component 200, the prefilter component 300, the beamformer  
11 component 400, the signal processor component 500, and the  
12 network controller 600.

13           The analog input component 200 receives analog signals 50  
14 (as depicted by arrows) from the preamp of a sonar array (not  
15 shown). The analog signals 50 are low-pass filtered and  
16 converted to digital signals in the analog input component 200.  
17 The design groups the output of several analog-to-digital (A/D)  
18 converters outputting the resulting signals to the prefilter  
19 component 300. The prefilter component 300 comprises a plurality  
20 of field programmable gate arrays which, in turn, provide direct  
21 input to a plurality of digital signal processors (DSP's) using  
22 only internal memory. The resulting signals are outputted to  
23 beamformer component 400 which, in turn, provides an output to  
24 the signal processor component 500. Program downloads and system  
25 initialization are controlled by a network controller 600 which  
26 also provides a link 80 to a torpedo's control processor.

1           Referring now to FIG. 2, the details of the configuration of  
2 the input component 200 may be seen. Analog signals 50 are low-  
3 pass filtered by a plurality of analog-to-digital (A/D)  
4 converters, designated A/D 1 through 52. The A/D converters are  
5 arrayed in four groups, designated 201, 202, 203 and 204,  
6 respectively. In the preferred embodiment, thirteen A/D  
7 converters are contained in each group sampling a total of fifty-  
8 two individual 100kHz 16-bit channels received from the preamp of  
9 a sonar array. Output signals from the A/D converter groups 201-  
10 204 provide data, frame synchronization and clock strobes, the  
11 output signals designated respectively by arrows 211, 212, 213  
12 and 214.

13           With reference to FIG. 3, the output signals 211-214 are fed  
14 into single 10K field programmable gate arrays (FPGA's) 301, 302,  
15 303 and 304, respectively. The field programmable gate arrays  
16 convert the signals to link port input data frames, depicted by  
17 links 311, 312, 313 and 314, respectively. This process results  
18 in a direct link into digital signal processors 321-324 without  
19 the necessity of using external first-in-first-out memory or  
20 programmed input-output (I/O) as the digital signal processor  
21 (ADSP 21060 <sup>™</sup> in the preferred embodiment) link supports access  
22 into the internal static random access memory (SRAM) of the DSP  
23 via the internal dual-port SRAM using direct memory access with  
24 program minimal execution impacts. The FPGA 301 receives data  
25 stream 211 as a serial input from thirteen A/D converters (as  
26 shown in FIG. 2) and converts the output 311 to a parallel data



1 word. The FPGA 301 then takes the parallel data word, (using the  
2 internal SRAM of the FPGA as the FIFO) and buffers up a data  
3 block for transmission into the DSP 321. This process is  
4 accomplished by taking the FPGA output from internal FIFO  
5 circuits and converting it to the correct format for loading  
6 directly into DSP 321 via link port 311.

7 In the preferred embodiment, with each digital signal  
8 processor having 512K bytes of internal SRAM, the overall  
9 architecture provides more than 6.1 MBytes of internal memory  
10 thereby eliminating the necessity of using external memory except  
11 in the beamforming and signal processing function areas. The  
12 architecture of the preferred embodiment supports advanced signal  
13 processing such as space-time signal processing as additional  
14 digital signal processors 345 and 346, respectively are included  
15 between the first prefilter processors 321-324 and the beamformer  
16 processor 400. Using this architecture, 240 Mflops are provided  
17 that take data from each prefilter processor and provide a means  
18 to distribute and process the data prior to complete beamforming.  
19 This is shown in the figure as the link 347 between DSP's 5 and  
20 6. Input to this function is the prefilter data outputs that  
21 arrive on link ports 1-5, 2-5, 3-6, and 4-6, designated as 331,  
22 332, 333 and 334, respectively. Output from digital signal  
23 processors 345 and 346, designated by arrows 401 and 402 is sent  
24 to the beamformer component 400 (shown in FIG. 1).

25 Referring now to FIG. 4, the beamformer 400 receives data  
26 into digital signal processor 411 from the prefilter digital

1 signal processors 345 and 346 via link ports 5-7 and 6-7  
2 designated by reference numerals 401 and 402, respectively. It  
3 outputs data to the signal processor 500 (shown in FIG. 1) via  
4 link ports 7-8, 7-9, 7-10 and 7-11 designated as 508, 509, 510  
5 and 511, respectively. Digital signal processor 411 has an  
6 external memory 412 for storing beamformer data. This memory 412  
7 allows advanced operation including support for multiple boards  
8 and multiple detection schemes.

9 Referring now to FIG. 5, the input signals 508, 509, 510 and  
10 511 provide a data distribution into the individual digital  
11 signal processors within signal processor component 500. The  
12 architecture provides an equal distribution into each signal  
13 processor, each with internal DMA controllers in the beamformer  
14 DSP 411 (shown in FIG. 4) to allow transparent movement of data  
15 into each signal processor also without programmed I/O. The  
16 digital signal processors 528-531 share a common external memory  
17 550 for all signal processor DSP functions and are linked via  
18 links 538, 539 and 540. Program downloads and system  
19 initialization is done using a single network controller 600.  
20 These procedures are accomplished by dual-port digital signal  
21 processor 612. Signal processor 612 can send control signals to  
22 digital signal processors 411 and 528 - 531 using link ports 12-7  
23 through 12-11 or using similar conventional means. The network  
24 controller also provides a link 80 to a torpedo control processor  
25 over a FPGA-based interface link 613. This FPGA-based (I/O)  
26 controller 613 allows the system to interface with various host

1 processors such as existing torpedo control processors, or, using  
2 a different configuration, commercial standard interfaces if  
3 necessary for debugging purposes.

4 Implementation of the architecture of the torpedo sonar  
5 signal processor may be seen by reference to FIG. 6. Processor  
6 downloads are done in a tree-like manner in which digital signal  
7 processor 612 sends control signals to download digital signal  
8 processors 8, 9, 10, and 11, (references 528, 529, 530 and 531,  
9 respectively). Digital signal processor 531 then downloads  
10 digital signal processor 411 which then downloads digital signal  
11 processors 345 and 346. Digital signal processors 345 downloads  
12 digital signal processor 321 and 322 and digital signal processor  
13 346 downloads digital signal processors 323 and 324. This  
14 structure distributes the downloading in a series manner and  
15 supports flexible testing. Each stage in the network being  
16 loaded with code and data from the previous stage. Using this  
17 approach, the network does not require any boot prompts or special  
18 DMA accessible external memory logic and this saves on component  
19 parts such as transceivers and external DMA controller logic.

20 Each FPGA in the system is set up so that it can be  
21 downloaded with it's internal logic configuration. Control paths  
22 and signals are not shown. This feature allows the design to be  
23 adaptable to various A/D converter changes in the interface that  
24 may take place over the life of the processor. These timing and  
25 interface differences can be accounted for by reprogramming of

1 the FPGA's internal logic and by using downloadable SRAM based  
2 FPGA's such as the Xilinx XC4010 series parts.

3 The features and advantages of the present invention are  
4 numerous. The incorporation of analog-to-digital conversion  
5 circuits within the digital signal processor eliminates the need  
6 for external memory and the associated complexities in  
7 controlling first-in, first-out processing. In the present  
8 invention, the input circuits are incorporated into the signal  
9 processor function. The ADSP 21060 processor has a peak rating  
10 of 120 MFLOPS. This exceeds the prior art processor by a factor  
11 of over 4 on an digital signal processor to digital signal  
12 processor comparison basis. This design has a peak MFLOP rating  
13 of 1440 MFLOPS. In this design, the advantage is that  
14 beamforming that was previously spread over multiple processors,  
15 can now be handled by a single processor device. In advanced  
16 applications, multiple bands and multiple detection schemes are  
17 desired to be run in parallel, here, 480 MFLOPS is provided for  
18 signal processing functions. These are directly interfaced from  
19 the beamforming processor, which, by it's nature, requires data  
20 from each element. As a result of these features, the overall  
21 component count is reduced, production costs are reduced, and  
22 reliability is improved. Additionally, receiver interface  
23 components are eliminated, including line drives and receivers.  
24 The present invention provides digital signal processor resources  
25 for execution of space-time processing and provides a physical  
26 mapping of functional requirements including prefiltering,

1 beamforming and signal processing into one or more specific  
2 digital signal processors. The key feature of the invention  
3 includes a special purpose torpedo sonar signal processor built  
4 using an integrated analog-to-digital processor and eliminating  
5 general purpose processor components, such as external cross-bar  
6 switches, VME interfaces and other standard interfaces. The  
7 invention includes four sets of analog-to-digital converters  
8 connected to field programmable gate arrays which are in turn  
9 connected to thirteen A/D converters. The field programmable  
10 gate arrays allow software control of the interfaces to the  
11 torpedo control processor. The prefiltering functions using this  
12 processor structure require no external memory circuits. The  
13 special purpose processor uses no custom integrated circuits, but  
14 is based on a combination (and elimination) of commercially  
15 available integrated circuits thereby providing the functionality  
16 of a custom torpedo signal processor with the low cost of  
17 standard circuits.

18 It will be understood that many additional changes in the  
19 details, materials, steps and arrangement of parts, which have  
20 been herein described and illustrated in order to explain the  
21 nature of the invention, may be made by those skilled in the art  
22 within the principle and scope of the invention  
23

2  
3 TORPEDO SIGNAL PROCESSOR

4  
5 ABSTRACT OF THE DISCLOSURE

6 An integrated torpedo sonar signal processor having an  
7 integrated analog-to-digital conversion component is provided.  
8 The torpedo sonar signal processor has four groups of low-pass  
9 filtered analog-to-digital converters, each group containing  
10 thirteen converters. The output of a group (thirteen converters)  
11 is a serial data signal which is outputted to a field  
12 programmable gate array which, in turn, converts the combined  
13 signal to parallel data word. The parallel data word is  
14 outputted to a first digital signal processor which in turn  
15 outputs to a second dual-port digital signal processor, the  
16 processor providing prefiltering and space-time processing. The  
17 output signal is then sent to a beamformer dual-port digital  
18 signal processor which has an attached external memory. The  
19 beamformer signal is then outputted to a signal processor  
20 component containing four dual-port digital signal processors and  
21 a common external memory. The entire torpedo sonar signal  
22 processor is controlled by a network controller which sequences  
23 the program downloads and system initialization. The network  
24 controller also provides a link to the torpedo's control  
25 processor over a field programmable gate array-based interface.

# Torpedo Processor




FIG. 1

200




FIG. 2



300




FIG. 3

# Beamformer




FIG. 4

FIG. 5




FIG. 6